UM
(Note: the search results are based on claimed items)

Browse/Search Results:  1-10 of 86 Help

Filters        
Selected(0)Clear Items/Page:    Sort:
A 5-bit 2 GS/s binary-search ADC with charge-steering comparators Conference paper
2017 IEEE Asian Solid-State Circuits Conference (A-SSCC), Seoul, SOUTH KOREA, NOV 06-08, 2017
Authors:  Chio, U-Fat;  Sin S.-W.;  Seng-Pan U.;  Maloberti F.;  Martins R.P.
Favorite | View/Download:18/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/11
Binary-search Adc  Asynchronous  Charge-steering  
A Digital PWM Controlled KY Step-Up Converter Based on Frequency Domain ΣΔ ADC Conference paper
IEEE International Symposium on Industrial Electronics, Edinburgh, UK, JUN 18-21, 2017
Authors:  Xia Du;  Chi-Seng Lam;  Sai-Weng Sin;  Man-Kay Law;  Franco Maloberti;  Man-Chung Wong;  Seng-Pan U;  Rui Paulo Martins
Favorite | View/Download:19/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2018/12/23
Frequency Domain Sigma-delta Adc  Ky Converter  Digital Control  
A Digital PWM Controlled KY Step-Up Converter based on Passive Sigma-Delta Modulator Conference paper
2017 IEEE 3rd International Future Energy Electronics Conference and ECCE Asia, IFEEC - ECCE Asia 2017, Kaohsiung, Taiwan, JUN 03-07, 2017
Authors:  Xia Du;  Chi-Seng Lam;  Sai-Weng Sin;  Franco Maloberti;  Man-Chung Wong;  Seng-Pan U;  Rui Paulo Martins
Favorite | View/Download:12/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2018/12/23
Digital Control  Ky Converter  Sigma-delta Modulator  
Split-based time-interleaved ADC with digital background timing-skew calibration Conference paper
2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Giardini Naxos, Italy, JUN 12-15, 2017
Authors:  Guo M.;  Sin S.-W.;  Seng-Pan U.;  Martins R.P.
Favorite | View/Download:16/0 | TC[WOS]:1 TC[Scopus]:0 | Submit date:2019/02/11
Adc  Converters  Digital Background Calibration  Split-adc  Time-interleaving  Timing  
A High DR Multi-Channel Stage-Shared Hybrid Front-End for Integrated Power Electronics Controller Conference paper
2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), Toyama, JAPAN, 7-9 Nov. 2016
Authors:  Yuan Ren;  Sai-Weng Sin;  Chi-Seng Lam;  Man-Chung Wong;  Seng-Pan U;  Rui Paulo Martins
Favorite | View/Download:18/0 | TC[WOS]:3 TC[Scopus]:0 | Submit date:2018/12/23
Multi-channel Sigma Delta Front-end Interface  Programmable-gain  Integrated Pe Controller  
A 12b 180MS/s 0.068mm2 pipelined-SAR ADC with merged-residue DAC for noise reduction Conference paper
ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, Lausanne, Switzerland, 12-15 Sept. 2016
Authors:  Jianyu Zhong;  Yan Zhu;  Chi-Hang Chan;  Sai-Weng Sin;  Seng-Pan U;  R. P. Martins
Favorite | View/Download:19/0 | TC[WOS]:9 TC[Scopus]:0 | Submit date:2019/02/11
A high resolution multi-bit incremental converter insensitive to DAC mismatch error Conference paper
2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), Lisbon, Portugal, JUN 27-30, 2016
Authors:  Biao Wang;  Sai-Weng Sin;  Seng-Pan U;  R. P. Martins
Favorite | View/Download:9/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2019/02/11
High Resolution  Incremental Converter  Multi-bit Quantizer  Insensitive To Dac Mismatch  
Capacitive Floating Level Shifter: Modeling and Design Conference paper
TENCON 2015 - 2015 IEEE Region 10 Conference, Macao, China, 1-4 Nov. 2015
Authors:  Wen-Ming Zheng;  Chi-Seng Lam;  Sai-Weng Sin;  Yan Lu;  Man-Chung Wong;  Seng-Pan U.;  R.P. Martins
Favorite | View/Download:12/0 | TC[WOS]:0 TC[Scopus]:0 | Submit date:2018/12/23
Level Shifter  Floating Level Shifter  Dc-dc Converter  Fully-integrated  Switched-capacitor  
An 8-bit 0.7-GS/s single channel flash-SAR ADC in 65-nm CMOS technology Conference paper
ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference, Lausanne, Switzerland, 12-15 Sept. 2016
Authors:  Dante Gabriel Muratore;  Alper Akdikmen;  Edoardo Bonizzoni;  Franco Maloberti;  U-Fat Chio;  Sai-Weng Sin;  Rui Paulo Martins
Favorite | View/Download:12/0 | TC[WOS]:5 TC[Scopus]:0 | Submit date:2019/02/11
A 5.5mW 6b 5GS/S 4×-lnterleaved 3b/cycle SAR ADC in 65nm CMOS Conference paper
2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, San Francisco, CA, United states, 22-26 Feb. 2015
Authors:  Chi-Hang Chan;  Yan Zhu;  Sai-Weng Sin;  Seng-Pan U;  R. P. Martins
Favorite | View/Download:14/0 | TC[WOS]:12 TC[Scopus]:0 | Submit date:2018/11/06