| Status | 已授权 |
| 類比至數位轉換器電路 | |
冼世榮 ; 丁立; 诸嫣; 魏和功; 陈知行; 赵汝法; 余成斌 U; 马 许愿; 马洛贝尔蒂 佛朗哥
| |
| 2014-07-21 | |
| Rights Holder | 澳門大學 |
| Date Available | 2014-07-21 |
| Country | 台灣（中國） |
| Subtype | 发明专利 |
| Contribution Rank | 1 |
| Abstract | 本發明提供一種類比至數位轉換器(ADC)電路，其包含兩個時間交錯連續漸近暫存器(SAR)ADC。該兩個時間交錯SAR ADC每一者包含：第一級SAR子ADC；餘數放大器；第二級SAR子ADC；以及數位式錯誤校正邏輯。時間交錯路徑是共用該餘數放大器。該餘數放大器具有低增益，並以次臨界值操作，以達到電力效率高的設計。 |
| Application Date | 2011-03-08 |
| Patent Number | TWI446723B |
| Language | 中文Chinese |
| Application Number | TW100107757 |
| Open (Notice) Number | TWI446723B |
| Patent Agent | 林志剛 |
| Document Type | Patent |
| Collection | INSTITUTE OF MICROELECTRONICS Faculty of Science and Technology THE STATE KEY LABORATORY OF ANALOG AND MIXED-SIGNAL VLSI (UNIVERSITY OF MACAU) DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING |
| Affiliation | 澳門大學 |
| First Author Affilication | University of Macau |
| Recommended Citation GB/T 7714 | 冼世榮,丁立,诸嫣,等. 類比至數位轉換器電路. TWI446723B[P]. 2014-07-21. |
| APA | 冼世榮,丁立,诸嫣,魏和功,陈知行,赵汝法,余成斌 U,马 许愿,&马洛贝尔蒂 佛朗哥.(2011-03-08).類比至數位轉換器電路. |
| Files in This Item: | There are no files associated with this item. | |||||
Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.
Edit Comment