Affiliated with RCfalse
Status已發表Published
Background Timing Mismatch Calibration Techniques in High-Speed Time-Interleaved ADCs: A Tutorial Review
Guo, Mingqiang1; Sin, Sai Weng1; Qi, Liang2; Xu, Dengke3; Wang, Guoxing2; Martins, Rui P.4
2022
Source PublicationIEEE Transactions on Circuits and Systems II: Express Briefs
ISSN1549-7747
Abstract

This brief presents an overview of recent background timing mismatch calibration techniques in time-interleaved ADCs. Regarding the methods of detecting timing skew, the brief divides the existing methods into two categories: a) strategies based on deterministic equalization and b) techniques based on the statistical information of the input signal. Similarly, we can also divide timing skew correction into analog tuning and digital processing. The brief reviews previous works comparatively with these different methods and summarizes their pros and cons.

KeywordAdc Background Bandwidth Calibration Calibration. Clocks Finite Impulse Response Filters Time-interleaved Timing Timing Mismatch Tuning Very Large Scale Integration
DOI10.1109/TCSII.2022.3160736
URLView the original
Indexed BySCIE
Language英語English
WOS Research AreaEngineering
WOS SubjectEngineering, Electrical & Electronic
WOS IDWOS:000804726500006
Scopus ID2-s2.0-85127027848
Fulltext Access
Citation statistics
Cited Times [WOS]:0   [WOS Record]     [Related Records in WOS]
Document TypeJournal article
CollectionDEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING
Faculty of Science and Technology
INSTITUTE OF MICROELECTRONICS
Corresponding AuthorSin, Sai Weng
Affiliation1.State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, and FST-ECE, University of Macau, Macao, China.
2.Department of Micro/Nano Electronics, Shanghai Jiao Tong University, Shanghai, China.
3.Amicro Semiconductor Co., Ltd., Zhuhai, China.
4.State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, and FST-ECE, University of Macau, Macao, China, and also with the Instituto Superior Ticnico, Universidade de Lisboa, Lisbon, Portugal.
First Author AffilicationFaculty of Science and Technology
Corresponding Author AffilicationFaculty of Science and Technology
Recommended Citation
GB/T 7714
Guo, Mingqiang,Sin, Sai Weng,Qi, Liang,et al. Background Timing Mismatch Calibration Techniques in High-Speed Time-Interleaved ADCs: A Tutorial Review[J]. IEEE Transactions on Circuits and Systems II: Express Briefs,2022.
APA Guo, Mingqiang,Sin, Sai Weng,Qi, Liang,Xu, Dengke,Wang, Guoxing,&Martins, Rui P..(2022).Background Timing Mismatch Calibration Techniques in High-Speed Time-Interleaved ADCs: A Tutorial Review.IEEE Transactions on Circuits and Systems II: Express Briefs.
MLA Guo, Mingqiang,et al."Background Timing Mismatch Calibration Techniques in High-Speed Time-Interleaved ADCs: A Tutorial Review".IEEE Transactions on Circuits and Systems II: Express Briefs (2022).
Files in This Item: Download All
File Name/Size Publications Version Access License
Background_Timing_Mi(1396KB)期刊论文作者接受稿开放获取CC BY-NC-SAView Download
Related Services
Recommend this item
Bookmark
Usage statistics
Export to Endnote
Google Scholar
Similar articles in Google Scholar
[Guo, Mingqiang]'s Articles
[Sin, Sai Weng]'s Articles
[Qi, Liang]'s Articles
Baidu academic
Similar articles in Baidu academic
[Guo, Mingqiang]'s Articles
[Sin, Sai Weng]'s Articles
[Qi, Liang]'s Articles
Bing Scholar
Similar articles in Bing Scholar
[Guo, Mingqiang]'s Articles
[Sin, Sai Weng]'s Articles
[Qi, Liang]'s Articles
Terms of Use
No data!
Social Bookmark/Share
File name: Background_Timing_Mismatch_Calibration_Techniques_in_High-Speed_Time-Interleaved_ADCs_A_Tutorial_Review.pdf
Format: Adobe PDF
All comments (0)
No comment.
 

Items in the repository are protected by copyright, with all rights reserved, unless otherwise indicated.