×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Subjects
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [3]
Faculty of Scien... [3]
Authors
RUI PAULO DA SIL... [3]
ZHU YAN [3]
CHAN CHI HANG [3]
ZHANG MINGLEI [2]
Document Type
Conference paper [3]
Journal article [1]
Date Issued
2020 [3]
2019 [1]
Language
英語English [4]
Source Publication
Digest of Techni... [2]
2020 IEEE Intern... [1]
IEEE Journal of ... [1]
Indexed By
CPCI-S [1]
SCIE [1]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-4 of 4
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
WOS Cited Times Ascending
WOS Cited Times Descending
Author Ascending
Author Descending
Issue Date Ascending
Issue Date Descending
Title Ascending
Title Descending
Submit date Ascending
Submit date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial- Interleaving SAR-Assisted NS Pipeline ADC With Background Inter-Stage Offset Calibration
Conference paper
2020 IEEE International Solid- State Circuits Conference - (ISSCC)
Authors:
Song, Y.
;
Zhu, Y.
;
Chan, C. H.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
analogue-digital conversion
calibration
CMOS digital integrated circuits
digital-analogue conversion
low-power electronics
preamplifiers
background inter-stage offset calibration
noise-shaping SAR hybrid architecture
NS-SAR
SNDR
power-hungry preamplifiers
low-noise targets
Schreier FoM
0-1 MASH SDM
pipeline-SAR structure
single-channel ADC
power-hungry residue amplifier
ADC power
area-hungry bit weight calibration
dynamic amplifier
pipeline operation
power efficiency
partial interleaving structu
A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC with Dynamic Gm-R-Based Amplifier
Journal article
IEEE Journal of Solid-State Circuits, 2020,Volume: 55,Issue: 2,Page: 322-332
Authors:
Jiang,Wenning
;
Zhu,Yan
;
Zhang,Minglei
;
Chan,Chi Hang
;
Martins,Rui Paulo
Favorite
|
|
TC[WOS]:
18
TC[Scopus]:
20
|
Submit date:2021/03/09
Analog-to-digital Converter (Adc)
Gm-r Amplifier
Pipelined-successive Approximation Register (Sar) Adc
Residue Amplifier (Ra)
Sar
Sar-assisted Pipelined Adc
Temperature Compensation
A 2.56mW 40MHz-Bandwidth 75dB-SNDR Partial-Interleaving SAR-Assisted NS Pipeline ADC with Background Inter-Stage Offset Calibration
Conference paper
Digest of Technical Papers - IEEE International Solid-State Circuits Conference, San Francisco, CA, FEB 16-20, 2020
Authors:
Song,Yan
;
Zhu,Yan
;
Chan,Chi Hang
;
Martins,Rui Paulo
Favorite
|
|
TC[WOS]:
7
TC[Scopus]:
7
|
Submit date:2021/03/04
3.2 A 7.6mW 1GS/s 60dB SNDR Single-Channel SAR-Assisted Pipelined ADC with Temperature-Compensated Dynamic Gm-R-Based Amplifier
Conference paper
Digest of Technical Papers - IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 17-21 Feb. 2019
Authors:
Jiang,Wenning
;
Zhu,Yan
;
Zhang,Minglei
;
Chan,Chi Hang
;
Martins,Rui P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
23
|
Submit date:2021/03/09