UM

Browse/Search Results:  1-10 of 15 Help

Selected(0)Clear Items/Page:    Sort:
CRYSTAL GROWTH, CHARACTERIZATION AND NEUTRON SCATTERING STUDIES OF FRUSTRATED SRRE2O4 (RE = RARE EARTH) COMPOUNDS Thesis
University of Macau: University of Macau, 2022
Authors:  Si Wu;  Li HF(李海峰)
Adobe PDF | Favorite |  | Submit date:2022/08/15
Experimental Investigation of Heat Transfer and Pressure Drop Characteristics for Vertical Downflow using Traditional and 3D-printed Mini tubes Conference paper
Xi an, China, 2022.07.27-2022.07.31
Authors:  J.H. Chen;  L.M. Tam;  A.J. Ghajar
Adobe PDF | Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2022/08/30
Heat Transfer  Pressure Drop  3d Printed Mini Tube  
Revisiting the Frontiers of Analog and Mixed-Signal Integrated Circuits Architectures and Techniques towards the future Internet of Everything (IoE) Applications Journal article
Foundations and Trends® in Integrated Circuits and Systems, 2021,Volume: 1,Issue: 2-3,Page: 72-216
Authors:  Rui P. Martins;  Pui-In Mak;  Sai-Weng Sin;  Man-Kay Law;  Yan Zhu;  Yan Lu;  Jun Yin;  Chi-Hang Chan;  Yong Chen;  Ka-Fai Un;  Mo Huang;  Minglei Zhang;  Yang Jiang;  Wei-Han Yu
Adobe PDF | Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2022/08/30
Analog-to-digital Converters, Mixed-signal Circuits And Systems, Rf Circuits, Mm-wave Integrated Circuits, Wireless Circuits, Wireline Circuits, Data Converters, Analog-to-digital Converters, Sensors, Analog-to-digital Conversion  
A Scalable High-Current High-Accuracy Dual-Loop Four-Phase Switching LDO for Microprocessors Journal article
IEEE Journal of Solid-State Circuits, 2021
Authors:  Mao, Xiangyu;  Lu, Yan;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2022/05/13
Active Voltage Positioning (Avp)  Control Systems  Dual Loop  Fast Response  Low-dropout (Ldo) Regulator  Power Transistors  Pulse Width Modulation  Pulsewidth Modulation (Pwm) Control  Regulation  Switches  Switching Circuits  Switching Ldo Regulator.  Voltage Control  
LDO-Free Power Management System: A 10-bit Pipelined ADC Directly Powered by Inductor-Based Boost Converter with Ripple Calibration Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2020,Volume: 67,Issue: 12,Page: 4174-4186
Authors:  Wang,Hanyu;  Sin,Sai Weng;  Lam,Chi Seng;  Maloberti,Franco;  Martins,Rui Paulo
Favorite |  | TC[WOS]:2 TC[Scopus]:3 | Submit date:2021/03/04
Power Management  Switching-mode Power Converters  Boost Dc-dc Converters  Analog-to-digital Converters (Adcs)  Pipelined Adc  Ripple Calibration  
A 5 GS/s 29 mW Interleaved SAR ADC with 48.5 dB SNDR Using Digital-Mixing Background Timing-Skew Calibration for Direct Sampling Applications Journal article
IEEE Access, 2020,Volume: 8,Page: 138944-138954
Authors:  Guo,Mingqiang;  Mao,Jiaji;  Sin,Sai Weng;  Wei,Hegong;  Martins,Rui P.
Adobe PDF | Favorite |  | TC[WOS]:6 TC[Scopus]:10 | Submit date:2021/03/09
Analog-to-digital Converter (Adc)  Digital Background Calibration  Digital-mixing  Time-interleaved (Ti) Adc  Timing Mismatch  
A Switched-Capacitor DC-DC Converter with Unequal Duty Cycle for Ripple Reduction and Efficiency Improvement Conference paper
2019 IEEE International Conference on Integrated Circuits, Technologies and Applications, ICTA 2019 - Proceedings, N/A, 2019-11-01
Authors:  Wu,Yulun;  Mustafa,Yerzhan;  Lu,Yan;  Ruderman,Alex;  Martins,Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:3 | Submit date:2021/03/09
Ripple Reduction  Switched-capacitor Dc-dc Converter  Switching Mode Power Supply  Unequal Duty Cycle  
A 40-Gb/s PAM-4 Transmitter Using a 0.16-pJ/bit SST-CML-Hybrid (SCH) Output Driver and a Hybrid-Path 3-Tap FFE Scheme in 28-nm CMOS Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2019,Volume: 66,Issue: 12,Page: 4850-4861
Authors:  Fan,Chao;  Yu,Wei Han;  Mak,Pui In;  Martins,Rui P.
Favorite |  | TC[WOS]:6 TC[Scopus]:3 | Submit date:2021/03/09
Cmos  Current-mode-logic (Cml) Driver  Feed-forward Equalization (Ffe)  Four-level Pulse-amplitude Modulation (Pam-4)  Source-series-terminated (Sst) Driver  Sst-cml-hybrid (Sch) Driver  Transmitter (Tx)  
A 29mW 5GS/s Time-interleaved SAR ADC achieving 48.5dB SNDR with Fully-Digital Timing-Skew Calibration Based on Digital-Mixing Conference paper
IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Kyoto, JAPAN, JUN 09-14, 2019
Authors:  Guo,Mingqiang;  Mao,Jiaji;  Sin,Sai Weng;  Wei,Hegong;  Martins,R. P.
Adobe PDF | Favorite |  | TC[WOS]:7 TC[Scopus]:9 | Submit date:2021/03/09
A Two-Way Interleaved 7-b 2.4-GS/s 1-Then-2 b/Cycle SAR ADC With Background Offset Calibration Journal article
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018,Volume: 53,Issue: 3,Page: 850-860
Authors:  Chan, Chi-Hang;  Zhu, Yan;  Zhang, Wai-Hong;  Seng-Pan, U.;  Martins, Rui Paulo
Favorite |  | TC[WOS]:37 TC[Scopus]:36 | Submit date:2018/10/30
1-then-2 B/cycle Sar Adc  Analog-to-digital Conversion  Background Offset Calibration  Multi-bit/cycle Sar Adc  Time Interleaving