Selected(0)Clear
Items/Page: Sort: |
| 27.3 A Piezoelectric Energy-Harvesting Interface Using Split Phase Flipping-Capacitor Rectifier and Capacitor Reuse Multiple-VCR SC DC-DC Achieving 9.3× Energy Extraction Improvement Conference paper 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, USA, 17-21 Feb. 2019 Authors: Zhiyuan Chen; Yang Jiang; Man-Kay Law; Pui-In Mak ; Xiaoyang Zeng; Rui P. Martins
 Favorite | | TC[WOS]:0 TC[Scopus]:8 | Submit date:2019/03/13 |
| 16.8 A 25.4-to-29.5GHz 10.2mW Isolated Sub-Sampling PLL Achieving -252.9dB Jitter-Power FoM and -63dBc Reference Spur Conference paper 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, USA, 17-21 Feb. 2019 Authors: Zunsong Yang; Yong Chen; Shiheng Yang; Pui-In Mak ; Rui P. Martins
 Favorite | | TC[WOS]:0 TC[Scopus]:17 | Submit date:2019/03/13 |
| 26.2 A 0.08mm2 25.5-to-29.9GHz Multi-Resonant-RLCM-Tank VCO Using a Single-Turn Multi-Tap Inductor and CM-Only Capacitors Achieving 191.6dBc/Hz FoM and 130kHz 1/f3 PN Corner Conference paper 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, USA, 17-21 Feb. 2019 Authors: Hao Guo; Yong Chen; Pui-In Mak ; Rui P. Martins
 Favorite | | TC[WOS]:0 TC[Scopus]:15 | Submit date:2019/03/13 |
| A 0.5-V 0.4-to-1.6-GHz 8-Phase Bootstrap Ring-VCO Using Inherent Non-Overlapping Clocks Achieving a 162.2-dBc/Hz FoM Journal article IEEE Transactions on Circuits and Systems II: Express Briefs, 2019,Volume: 66,Issue: 2,Page: 157-161 Authors: Jiang T.; Yin J.; Mak P.-I. ; Martins R.P.
 Favorite | | TC[WOS]:5 TC[Scopus]:3 | Submit date:2019/02/14 Bootstrap (Bt) Low Voltage Non-overlapping Clock Phase Noise Ring Voltage-controlled Oscillator (Rvco) |
| A 0.2V energy-harvesting BLE transmitter with a micropower manager achieving 25% system efficiency at 0dBm output and 5.2nW sleep power in 28nm CMOS Journal article IEEE Journal of Solid-State Circuits, 2019,Page: 1 - 12 Authors: Shiheng Yang; Jun Yin ; Haidong Yi; Wei-Han Yu; Pui-In Mak ; Rui P. Martins
 Favorite | | TC[WOS]:0 TC[Scopus]:10 | Submit date:2019/03/12 Bluetooth Low Energy (Ble) Cmos Energy Harvesting Master-slave Sampling Filter (Mssf) Micropower Manager (Μpm) Phase-locked Loop (Pll) Power Amplifier (Pa) Power Gating Transmitter (Tx) Ultralow-voltage (Ulv) Voltage-controlled Oscillator (Vco) |
| A 5.1-to-7.3 mW, 2.4-to-5 GHz Class-C Mode-Switching Single-Ended-Complementary VCO Achieving >190 dBc/Hz FoM Journal article IEEE Transactions on Circuits and Systems II: Express Briefs, 2019,Volume: 66,Issue: 2,Page: 237-241 Authors: Lim C.C.; Ramiah H.; Yin J.; Kumar N.; Mak P.-I. ; Martins R.P.
 Favorite | | TC[WOS]:0 TC[Scopus]:1 | Submit date:2019/02/14 Class-c Cmos Current-reuse Mode Switching Phase Noise (Pn) Single-ended Complementary (Sec) Voltage-controlled Oscillator (Vco) Wideband |
| Many-objective sizing optimization of a class-C/D VCO for ultralow-power iot and ultralow-phase-noise cellular applications Journal article IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019,Volume: 27,Issue: 1,Page: 69-82 Authors: Martins R.; Lourenco N.; Horta N.; Yin J.; Mak P.-I. ; Martins R.P.
 Favorite | | TC[WOS]:7 TC[Scopus]:12 | Submit date:2019/02/11 Dual-mode Voltage-controlled Oscillator (Voc) Electronic Design Automation (Eda) Many-objective Optimization Multitest Bench Sizing Optimization Radio Frequency (Rf) Integrated Circuits (Ics) |
| A 0.0056-mm2 -249-dB-FoM All-Digital MDLL using a block-sharing offset-free frequency-tracking loop and dual multiplexed-ring VCOs Journal article IEEE Journal of Solid-State Circuits, 2019,Volume: 54,Issue: 1,Page: 88-98 Authors: Yang S.; Yin J.; Mak P.-I. ; Martins R.P.
 Favorite | | TC[WOS]:10 TC[Scopus]:10 | Submit date:2019/02/11 Clock Multiplier Digital-controlled Delay Line (Dcdl) Frequency-tracking Loop (Ftl) Injection-locked Phase-locked Loop (Il-pll) Multiplying Delay-locked Loop (Mdll) Phase Noise Ring Voltage-controlled Oscillator (Rvco) Root-mean-square (Rms) Jitter |
| A 0.044-mm2 0.5-To-7-GHz Resistor-Plus-Source-Follower-Feedback Noise-Cancelling LNA Achieving a Flat NF of 3.3±0.45 dB Journal article IEEE Transactions on Circuits and Systems II: Express Briefs, 2019,Volume: 66,Issue: 1,Page: 71-75 Authors: Yu H.; Chen Y.; Boon C.C.; Li C.; Mak P.-I. ; Martins R.P.
 Favorite | | TC[WOS]:16 TC[Scopus]:23 | Submit date:2019/02/11 Cmos Low-noise Amplifier (Lna) Noise Cancelling Noise Figure (Nf) Resistor Feedback Source Follower Feedback (Sff) Wideband Input Impedance Matching |
| A 2.4-GHz Single-Pin Antenna Interface RF Front-End with a Function-Reuse Single-MOS VCO-PA and a Push-Pull LNA Conference paper 2018 IEEE Asian Solid-State Circuits Conference, A-SSCC 2018 - Proceedings Authors: Xu K.; Yin J.; Mak P.-I. ; Staszewski R.B.; Martins R.P.
 Favorite | | TC[WOS]:0 TC[Scopus]:3 | Submit date:2019/02/11 |