×
验证码:
换一张
Forgotten Password?
Stay signed in
Login With UMPASS
English
|
繁體
Login With UMPASS
Log In
ALL
ORCID
TI
AU
PY
SU
KW
TY
JN
DA
IN
PB
FP
ST
SM
Study Hall
Image search
Paste the image URL
Home
Faculties & Institutes
Scholars
Publications
Statistics
News
Search in the results
Faculties & Institutes
INSTITUTE OF MIC... [3]
Faculty of Scien... [2]
Authors
RUI PAULO DA SIL... [3]
SIN SAI WENG [2]
ZHU YAN [2]
CHAN CHI HANG [2]
LAM CHI SENG [1]
GUO MINGQIANG [1]
More...
Document Type
Journal articl... [110]
Conference pape... [84]
Presentation [14]
Book chapter [1]
Thesis [1]
Date Issued
2021 [21]
2020 [22]
2019 [32]
2018 [28]
2017 [20]
2016 [15]
More...
Language
英語English [196]
Source Publication
IEEE Journal of... [15]
IEEE Transactio... [10]
IEEE Transaction... [8]
IEEE Transaction... [6]
Electronics Lett... [4]
IEEE Transaction... [4]
More...
Indexed By
CPCI-S [5]
CPCI [2]
Funding Organization
Funding Project
×
Knowledge Map
UM
Start a Submission
Submissions
Unclaimed
Claimed
Attach Fulltext
Bookmarks
Browse/Search Results:
1-10 of 210
Help
Selected(
0
)
Clear
Items/Page:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Sort:
Select
Submit date Ascending
Submit date Descending
WOS Cited Times Ascending
WOS Cited Times Descending
Title Ascending
Title Descending
Issue Date Ascending
Issue Date Descending
Journal Impact Factor Ascending
Journal Impact Factor Descending
Author Ascending
Author Descending
Modeling Attack Resistant Strong PUF Exploiting Obfuscated Interconnections With <0.83% Bit-Error Rate
Conference paper
2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)
Authors:
Xu, C.
;
Zhang, J.
;
Law, M. K.
;
Jiang, Y.
;
Zhao, X.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
Resistance
Training
Solid modeling
Manufacturing processes
Linear feedback shift registers
Integrated circuit interconnections
Machine learning
An Arithmetic Progression Switched-Capacitor DC-DC Converter with Soft VCR Transitions Achieving 93.7% Peak Efficiency and 400 mA Output Current
Conference paper
2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)
Authors:
Jiang, Y.
;
Law, M. K.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
Systematics
Switching frequency
DC-DC power converters
Switches
Topology
Steady-state
Solid state circuits
A multi-path switched-capacitor-inductor hybrid DC-DC converter with reduced inductor loss and extended voltage conversion range
Journal article
IEICE Electronics Express, 2021,Page: 1-6
Authors:
Ma, Q
;
Zhang, X
;
Jiang, Y.
;
Hata, K
;
Takamiya, M
;
Law, M. K.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
DC-DC converter
DCR loss
hybrid topology
multi-path
switched-capacitor
voltage conversion range
A 12V-to-1V switched-capacitor-assisted hybrid converter with dual-path charge conduction and zero-voltage switching
Journal article
IEICE Electronics Express, 2021,Page: 1-6
Authors:
Zhang, X
;
Ma, Q
;
Jiang, Y.
;
Law, M. K.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
hybrid buck converter
zero-voltage switching
high step-down
dual-path
DCR loss reduction
Recent Advances in High-Resolution Hybrid Discrete-Time Noise-Shaping ADCs
Journal article
IEEE Open Journal of the Solid-State Circuits Society, 2021,Page: 129-139
Authors:
Jiang, D.
;
Sin, S. W.
;
Qi, L.
;
Wang, G.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
ADC
analog-to-digital converter
DAC
digital-to-analog-converter
hybrid ADC
incremental ADC (I-ADC)
delta-sigma modulator
time-Interleaving
extrapolating
noise shaping
successive approximation register
SAR.
Temperature tolerance electric cell-substrate impedance sensing (ECIS) for joint assessment of cell viability and vitality
Journal article
ACS Sensors, 2021,Page: 1021-1021
Authors:
Yang, N.
;
Hui, W.
;
Dong, S.
;
Zhang, X.
;
Shao, L.
;
Jia, Y.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
cell viability
cell vitality
electric cell-substrate impedance sensing
ECIS
A 50.4 GOPs/W FPGA-Based MobileNetV2 Accelerator using the Double-Layer MAC and DSP Efficiency Enhancement
Conference paper
IEEE Asian Solid State Circuit Conference
Authors:
Li, J.
;
Chen, J.
;
Un, K. F.
;
Yu, W. H.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
Computation efficiency
Convolutional neural network (CNN)
FPGA
object recognition
reconfigurability
A High-Efficiency Dual-Antenna RF Energy Harvesting System using Full-Energy Extraction with Improved Input Power Response
Journal article
IEEE Open Journal of Circuits and Systems, 2021,Page: 436-444
Authors:
Zhang, Z.
;
Zhan, C.
;
Law, M. K.
;
Jiang, Y.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
Dual-antenna
full energy extraction
RF rectifier
RF energy harvesting
power combining
ultra-high frequency (UHF)
A millimeter-wave CMOS VCO featuring a mode-ambiguity-aware multi-resonant-RCLM tank
Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2021,Page: 1-14
Authors:
Guo, H.
;
Chen, Y.
;
Yang, C.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
CMOS
VCO
A Fully Integrated 10-V Pulse Driver Using Multiband Pulse-Frequency Modulation in 65-nm CMOS
Journal article
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021,Page: 1665-1669
Authors:
Wu, J.
;
Leong, H. M.
;
Jiang, Y.
;
Law, M. K.
;
Mak, P. I.
;
Martins, R. P.
Favorite
|
|
TC[WOS]:
0
TC[Scopus]:
0
|
Submit date:2022/01/25
CMOS
driver
fast transition
fully integrated
high-voltage (HV)
hybrid
pulse-frequency modulation (PFM)
switched-capacitor (SC)
voltage multiplier