UM

Browse/Search Results:  1-10 of 109 Help

Selected(0)Clear Items/Page:    Sort:
A 12-Bit 50 MS/s Split-CDAC-Based SAR ADC Integrating Input Programmable Gain Amplifier and Reference Voltage Buffer Journal article
Electronics (Switzerland), 2022,Volume: 11,Issue: 12
Authors:  Xu, Zhuofan;  Hu, Biao;  Wu, Tianxiang;  Yao, Yuting;  Chen, Yong;  Ren, Junyan;  Ma, Shunli
Favorite |  | TC[WOS]:1 TC[Scopus]:3 | Submit date:2022/08/02
Asynchronous Sar Adc  Input Pga  Rv-buffer  Split Cdac  
An Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Code-Counter-Based Offset Calibration Journal article
IEEE Journal of Solid-State Circuits, 2022,Volume: 57,Issue: 5,Page: 1480-1491
Authors:  Zhang, Hongshuai;  Zhu, Yan;  Chan, Chi Hang;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2022/05/13
Amplifier Linearity Enhancement  Analog-to-digital Converter (Adc)  Background Offset Calibration  Digital Reconstruction Filter  Dwa  Energy And Area Efficient  Inherent Gain Error Tolerant  Inter-stage Gain Error  Noise Shaping (Ns)  Oversampling  Partial Interleaving  Pipelined Successive Approximation (Sar)  Quantization Leakage Error  
A 20 MHz Bandwidth 79 dB SNDR SAR-Assisted Noise-Shaping Pipeline ADC with Gain and Offset Calibrations Journal article
IEEE Journal of Solid-State Circuits, 2022,Volume: 57,Issue: 3,Page: 745-756
Authors:  Zhang, Yanbo;  Zhang, Jin;  Liu, Shubin;  Ding, Ruixue;  Zhu, Yan;  Chan, Chi Hang;  Martins, Rui P.
Favorite |  | TC[WOS]:2 TC[Scopus]:2 | Submit date:2022/03/28
Analog-to-digital Converter (Adc)  Inter-stage Gain And Offset Calibrations  Noise-shaping (Ns)  Split Adc  Successive Approximation Register (Sar)-assisted Pipeline  
A Single-Opamp Third Order CT Δ Σ Modulator With SAB-ELD-Merged Integrator and Three-Stage Hybrid Compensation Opamp Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2022,Volume: 69,Issue: 1,Page: 64-74
Authors:  Xing, Kai;  Wang, Wei;  Zhu, Yan;  Chan, Chi Hang;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2021/09/20
Analog-to-digital Conversion (Adc)  Continuous-time Delta-sigma Modulator (Ctdsm)  Gain  High-speed Noise-shaping Sar (ns-Sar).  Loading  Low-frequency Noise  Modulation  Preliminary Sampling And Quantization (Psq) Technique  Quantization (Signal)  Sab-eld-merged Integrator  Three-stage Opamp  Topology  Wideband  
A Nonparametric Tropical Cyclone Wind Speed Estimation Model Based on Dual-Polarization SAR Observations Journal article
IEEE Transactions on Geoscience and Remote Sensing, 2022
Authors:  Wang, Sheng;  Yuen, Ka Veng;  Yang, Xiaofeng;  Zhang, Biao
Favorite |  | TC[WOS]:1 TC[Scopus]:1 | Submit date:2022/08/05
Bayes Methods  Data Models  Estimation  High Wind Speed Estimation  Microwave Radiometry  Nonparametric Modeling  Spatial Resolution  Synthetic Aperture Radar  Synthetic Aperture Radar (Sar)  Tropical Cyclone (Tc)  Wind Retrieval Model  Wind Speed  
A SAR-Based Parametric Model for Tropical Cyclone Tangential Wind Speed Estimation Journal article
IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing, 2022,Volume: 15,Page: 8806-8818
Authors:  Wang, Sheng;  Yang, Xiaofeng;  Portabella, Marcos;  Yuen, Ka Veng;  Zhang, Miao;  Du, Yanlei
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2023/01/30
Parametric modeling  synthetic aperture radar (SAR)  Tangential wind speed  tropical cyclone (TC)  
A Robust Hybrid CT/DT 0-2 MASH DSM with Passive Noise-Shaping SAR ADC Conference paper
Proceedings - IEEE International Symposium on Circuits and Systems
Authors:  Li, Ke;  Sin, Sai Weng;  Qi, Liang;  Zhao, Weibing;  Wang, Guoxing;  Martins, R. P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2023/01/30
delta-sigma modulator (DSM)  Hybrid ADC  multi-stage noise-shaping (MASH)  noise-shaping successive approximation register (NS-SAR)  
An Auxiliary-Loop-Enhanced Fast-Transient FVF LDO as Reference Buffer of a SAR ADC Conference paper
Proceedings - IEEE International Symposium on Circuits and Systems
Authors:  Zeng, Yi;  Chan, Chi Hang;  Zhu, Yan;  Martins, Rui P.
Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2023/01/30
analog-to-digital converter (ADC)  flipped voltage follower (FVF)  reference buffer  successive approximation register (SAR)  
A 13-Bit ENOB Third-Order Noise-Shaping SAR ADC Employing Hybrid Error Control Structure and LMS-Based Foreground Digital Calibration Journal article
IEEE Journal of Solid-State Circuits, 2022
Authors:  Zhang, Qihui;  Ning, Ning;  Zhang, Zhong;  Li, Jing;  Wu, Kejun;  Chen, Yong;  Yu, Qi
Favorite |  | TC[WOS]:10 TC[Scopus]:10 | Submit date:2022/05/17
Analog-to-digital Converter (Adc)  Calibration  Capacitors  Delays  Dither-based Digital Calibration  Finite Impulse Response Filters  Hybrid Error Control Structure  Noise Shaping  Noise Shaping (Ns)  Quantization (Signal)  Successive Approximation Register (Sar).  Topology  
Macao and the Underwater Cultural Heritage Convention A Preliminary Assessment Presentation
会议地点: Dalian Maritime University, Dalian (CHINA) [Online Seminar], 会议日期: 2021-12-02, 报告日期: 2021-12-02
Authors:  Neuwirth, R.J.
Adobe PDF | Favorite |  | TC[WOS]:0 TC[Scopus]:0 | Submit date:2022/06/01
Macau Sar  Cultural Heritage Law