UM

Browse/Search Results:  1-2 of 2 Help

Selected(0)Clear Items/Page:    Sort:
Mismatch Analysis of DTCs With an Improved BIST-TDC in 28-nm CMOS Journal article
IEEE Transactions on Circuits and Systems I: Regular Papers, 2022,Volume: 69,Issue: 1,Page: 196-206
Authors:  Chen, Peng;  Yin, Jun;  Zhang, Feifei;  Mak, Pui In;  Martins, Rui P.;  Staszewski, Robert Bogdan
Favorite |  | TC[WOS]:2 TC[Scopus]:1 | Submit date:2021/09/20
All-digital Pll (adPll)  Build-in Self-test (Bist)  Capacitance  Clocks  Delays  Digital-to-time Converter (Dtc)  Fractional Spur  Jitter  Loading  Logic Gates  Mismatch  Monte Carlo Methods  Noise Shaping  Phase Frequency Detectors  Phase/frequency Detector (Pfd)  Self Calibration  Time-to-digital Converter (Tdc).  
Design Considerations of the Interpolative Digital Transmitter for Quantization Noise and Replicas Rejection Journal article
IEEE Transactions on Circuits and Systems II: Express Briefs, 2020,Volume: 67,Issue: 1,Page: 37-41
Authors:  Un,Ka Fai;  Zhang,Feifei;  Mak,Pui In;  Martins,Rui P.;  Zhu,Anding;  Staszewski,Robert Bogdan
Favorite |  | TC[WOS]:4 TC[Scopus]:4 | Submit date:2021/03/09
Digital Baseband  Digital Transmitter (Dtx)  Linear Interpolation  Modulation  Noise Filtering  Out-of-band Noise  Quantization Noise  Replicas